



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 9/38	A1	(11) International Publication Number: WO 99/19793 (43) International Publication Date: 22 April 1999 (22.04.99)
---	-----------	--

(21) International Application Number: PCT/US98/21388

(22) International Filing Date: 8 October 1998 (08.10.98)

(30) Priority Data:
08/949,279 13 October 1997 (13.10.97) US

(71) Applicant (for all designated States except US): IDEA CORPORATION [US/US]; 19447 Pruneridge Avenue, Cupertino, CA 95014 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): HULL, James, M. [US/US]; 11101 Chadwick Place, Cupertino, CA 95014 (US). FIELDEN, Kent [US/US]; 1466 Firebird Way, Sunnyvale, CA 94087 (US). MULDER, Hans [NL/US]; 199 Montcalm Street, San Francisco, CA 94110 (US). SHARANGPANI, Harshvardhan [IN/US]; 558 Hubbard Avenue, Santa Clara, CA 95051 (US).


(74) Agents: MALLIE, Michael, J. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(81) Designated States: AL, AM, AT, AT (Utility model), AU (Petty patent), AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, GH, GM, HR, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.

(54) Title: PROCESSOR UTILIZING TEMPLATE FIELD INSTRUCTION ENCODING



(57) Abstract

A processor having a large register file (10) utilizes a template field for encoding a set of most useful instruction sequences in a long instruction word format. The instruction set of the processor includes instructions which are one of the plurality of different instruction types. The execution units of the processor are similarly categorized into different types, wherein each instruction type may be executed on one or more of the execution unit types. The instructions are grouped together into 128-bit sized and aligned containers called bundles, with each bundle includes a plurality of instruction slots and a template field that specifies the mapping of the instruction slots to the execution unit types.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon	KR	Republic of Korea	PL	Poland		
CN	China	KZ	Kazakhstan	PT	Portugal		
CU	Cuba	LC	Saint Lucia	RO	Romania		
CZ	Czech Republic	LI	Liechtenstein	RU	Russian Federation		
DE	Germany	LK	Sri Lanka	SD	Sudan		
DK	Denmark	LR	Liberia	SE	Sweden		
EE	Estonia			SG	Singapore		

PROCESSOR UTILIZING TEMPLATE FIELD INSTRUCTION ENCODING

FIELD OF THE INVENTION

The present invention relates generally to the field of processor architecture. More specifically, to an instruction encoding method and apparatus for increasing the efficiency of processor operation.

BACKGROUND OF THE INVENTION

In the field of high speed computer processors, there have been a variety of approaches to the problem of how best to encode instructions. Early on, processors manufactured by Intel[®] Corporation utilized variable length encoding in which different instruction were encoded with different bit lengths. While this approach gained wide acceptance in the computer industry, the Intel architecture (iA) encoding method was improved on by reduced instruction set computing (RISC) machines.

In a RISC machine, all fields are uniformly encoded, with every instruction having a fixed length (e.g., 32-bits). The fixed, 32-bit length of the instruction fields provide enough bit positions, or "space", to encode instructions that use three operands, with every operand containing a 5-bit register identification. Therefore, the RISC approach provides adequate space to encode opcode bits, immediate values, offsets, etc.

More recently, there has developed a demand in the computer industry for highly efficient, parallel processing machines having the ability to process a large plurality of instructions in a single machine cycle. These machines, commonly referred to as very long instruction word (VLIW) or wide-word computer processors, are capable of processing several instructions at a time. By way of example, a VLIW multiprocessor capable of handling 1,024-bits of instruction each clock cycle is described in U.S. Patent No. 4,833,599.

One of the problems that arises in a VLIW or wide-word machine is how to encode instructions which address large register files, i.e., 128 registers. One approach, adopted by Hewlett-Packard[®], Co., in their original wide-word

designs was to group instructions in a single 128-bit entry that contained three 42-bit instructions (with 2 bits leftover). Each of the three instructions of the 128-bit entry was restricted to be of a certain type. That is, the first instruction is restricted to being a memory type instruction, the second instruction had to be an integer type, and the third instruction was limited to being a floating-point type of instruction.

The fundamental problem with this wide-word, fixed, 128-bit format is that it greatly expands the code and introduces inefficiencies in the packing of instruction bytes. For example, a LOAD instruction may only be 1 or 2 bytes long, but in prior art wide-word format, 42-bits would necessarily still be supplied. Even greater inefficiencies arise in sequences of instructions where only 1 or 2 of the instructions in each of the successive 128-bit instruction entries are utilized.

Persons familiar with superscalar processors will further appreciate that RISC machines also suffer difficulties when trying to simultaneously process a large number of instructions. For example, a RISC processor designed to execute many instructions in parallel requires an large number of multiplexers and associated wiring to route the various instructions to the appropriate functional units. This places practical limitations on the number of instructions which can be processed in parallel.

Thus, there is a need for a processor that reduces the waste and inefficiency associated with past instruction encoding methods and apparatus. As will be seen, the present invention provides a processor capable of simultaneously executing a plurality of sequential instructions with a highly-efficient encoding of instructions.

SUMMARY OF THE INVENTION

A processor is described which utilizes a template field for encoding a set of most useful instruction sequences in a long instruction word format. In one embodiment, the invented processor comprises a register file having 128 registers. The instruction set of the processor includes instructions which

address the 128 registers, with each instruction being one of the plurality of different instruction types. The execution units of the processor are similarly categorized into different types, wherein each instruction type may be executed on one or more of the execution unit types.

According to the present invention, instructions are grouped together into 128-bit sized and aligned containers called bundles. Each bundle includes first, second, and third instruction slots, and a template field that specifies the mapping of the instruction slots to the execution unit types. The improved instruction encoding scheme utilized in the present invention provides enhanced flexibility and greater efficiencies as compared to prior art approaches.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be understood more fully from the detailed description which follows and from the accompanying drawings, which, however, should not be taken to limit the invention to the specific embodiments shown, but rather are for explanation and understanding only.

Figure 1 illustrates an architectural register model in accordance with one embodiment of the processor of the present invention.

Figure 2 shows the relationship between instruction types and execution unit types for one embodiment of the present invention.

Figure 3 is a diagram illustrating a bundle format for instruction encoding according to one embodiment of the present invention.

Figure 4 shows a template field encoding an instruction slot mapping for one embodiment of the present invention.

DETAILED DESCRIPTION

The present invention covers a processor with instruction encoding that utilizes a template field. In the following description, numerous specific details are set forth, such as register file models, bit lengths, specific encodings, etc.,

in order to provide a thorough understanding of the present invention. Practitioners having ordinary skill in the data processing arts will understand that the invention may be practiced without many of these details. In other instances, well-known signals, components, and circuits have not been described in detail to avoid obscuring the invention.

Figure 1 illustrates the architectural register model employed in one embodiment of the processor of the present invention. Persons of ordinary skill in the field of processor design understand that the architectural state of a processor consists of the contents of the processor's registers and memory. The results of instruction execution become architecturally visible according to a set of rules embodied within the processor governing execution sequencing. As shown, architectural register model 10 includes a general purpose register file 12 that provides a central resource for all integer and multimedia computations. The general registers are a set of 128 (64-bit) registers that are numbered gr_0 through gr_{127} , and are available to all programs and all privileged levels.

Application register model 10 also includes a floating-point register set 14 that is used for all floating-point computations. The floating-point registers are numbered fr_0 through fr_{127} , and similarly comprise a set of 128 (82-bit) registers in one implementation of the processor of the present invention. Also shown in Figure 1 are predicate registers 15, numbered pr_0 through pr_{63} . Predicate registers 15 comprise single-bit registers used in predication and branching. They are used to hold the results of compare instructions, and are typically used for conditional execution of instructions.

Branch register file 17 is used to hold branching information. For example, branch registers br_0 through br_7 comprise 64-bit registers that may be used to specify the branch target addresses for indirect branches.

Also shown in Figure 1 is an instruction pointer 18 that holds the address of the "bundle" which contains the currently executing instruction. As will be described in more detail shortly, the term "bundle" refers to three instructions and a template field grouped together into a 128-bit sized field.

Finally, register model 10 further includes an application register file 19 comprising special data registers and control registers for application visible processor functions. Typically, these registers are accessed by application software. It is appreciated that the register model shown in Figure 1 may include other register types implementing various processor features. The list of registers available within the processor of the present invention is not deemed essential to an understanding of the novel concepts described herein.

With reference now to Figure 2, there is shown a table 20 that lists the instruction types and the execution unit types for executing instructions in one embodiment of the present invention. Each instruction is categorized into one of six different types. The six different instruction types include integer arithmetic logic unit (ALU) instructions, non-ALU integer instructions, memory instructions, floating-point instructions, branch instructions, and long immediate instructions. The instruction unit type on which each of these different instruction types may be executed is shown in the right-most column of table 20. These different execution unit types include the integer execution unit (I-unit), the memory execution unit (M-unit), the floating-point execution unit (F-unit), and the branch execution unit (B-unit).

Figure 3 shows how instructions are encoded in the processor of the present invention. Figure 3 illustrates a 128-bit (16-byte aligned) bundle 30 that contains three 41-bit instruction slots, a 4-bit template field, and a stop bit (S-bit). The format of bundle 30 depicted in Figure 3 shows the stop-bit occupying bit position 0, the template field occupying bit positions 1-4, and instruction slots 0, 1, and 2 occupying bit positions 5-45, 46-86, and 87-127, respectively.

According to the instruction format shown in Figure 3, all instructions in the instruction set of the processor are 41 bits in length. The 4-bit template field permits the encoding of multiple sequences of instructions of different instruction types. In other words, the template field specifies the mapping of instruction slots to execution unit types. The template field also specifies instruction group boundaries within a bundle. An instruction group is a set of

statically contiguous instructions that may be executed concurrently. For example, an instruction group has no read-after-write or write-after-write register dependencies between them. An instruction group contains at least one instruction, and there are no architectural limits to the maximum number of instructions. Practitioners in the art will therefore appreciate that instruction group boundaries have no fixed relationship to bundle boundaries; they are simply indicated statically by the template field and the S-bit.

The S-bit specifies whether an instruction group boundary occurs after the last instruction (i.e., slot 2) of the current bundle. For instance, in a current implementation, if the S-bit is set to "0" the current instruction group continues into the first instruction (i.e., slot 0) of the statically next sequential bundle. That is, there is no instruction group boundary after the last instruction in the bundle. Conversely, setting the S-bit to "1" means that an instruction group boundary occurs after the last instruction in the bundle.

Referring now to Figure 4, there is shown the template field encoding and instruction slot mapping for one embodiment of the processor of the present invention. As described above, the template field specifies two properties: instruction group boundaries within a bundle, and the mapping of instruction slots to execution unit types. It is important to note that not all combinations of these two properties are permitted. The combinations which are defined in the current embodiment are illustrated in table 40 of Figure 4. Practitioners familiar with the computer arts will appreciate that table 40 provides instruction encoding for the most useful instruction sequences typically encountered in modern computer programs.

The three right-most columns of table 40 correspond to the three instruction slots within a bundle. Listed within each column of the three right-most columns is the execution unit type which is controlled by that instruction slot. For example, template 6 specifies that the instruction in slot 0 is executed by the memory execution unit, the instruction in slot 1 is executed by the floating-point execution unit, and the instruction unit in slot 2 is executed by the integer execution unit of the processor.

Note that table 40 includes double lines 42 and 43 separating two instruction slots associated with template 1 and template 5, respectively. Double line 42 separates slot 1 and slot 2 for template 1, whereas double line 43 separates slot 0 and slot 1 in template 5. These double lines indicate that an instruction group boundary occurs at that point. Basically, the double lines function as a stop-bit between the two adjacent instructions. This means, for example, that in the case of template 5, the slot 0 instruction is allowed to depend on the slot 1 instruction. By encoding the template field to define stop points between two instructions within a bundle, the compiler is allowed to indicate to the hardware where dependencies reside within the code. Persons of skill in the field of computer architecture will appreciate that the ability to specify intra-bundle instruction group boundaries (via template fields 1 and 5) -- in addition to defining inter-bundle instruction group boundaries (via the S-bit) -- is an extremely valuable processor function.

Within a bundle, execution order proceeds from slot 0 to slot 2. If the S-bit is 0, the instruction group containing the last instruction (slot 2) of the current bundle continues into the first instruction (slot 0) of the statically next sequential bundle. On the other hand, if the S-bit is 1 an instruction group boundary occurs after the last instruction of the current bundle. It is appreciated that the use of the stop-bit is a great advantage in executing a code that is highly sequential. For example, a sequential code that includes a LOAD followed by an ADD followed by a STORE operation can simply be sequenced by use of the S-bit after the three operations. In the past, a full 128-bit entry would have to be used for each instruction in the sequence, even though the actual encoding of the instruction may occupy only 1 or 2 bytes.

It should be further understood that a program according to the present invention, consists of a sequence of instructions, packed in bundles, and organized into instruction groups that are statically delimited by S-bits, with templates specifying S-bits within a bundle. The instruction groups and the instructions within them are ordered as follows. Bundles are ordered from lowest to highest memory address. Instructions in bundles with lower memory

addresses are considered to precede instructions in bundles with higher memory addresses.

The byte order of bundles in memory is little-endian. This means that the template field and the S-bit are contained in byte 0 of the bundle. Within a bundle, instructions and instruction groups are ordered from instruction slot 0 to instruction slot 2 as shown in Figure 3.

An ordinary compiler may be used in conjunction with the processor of the present invention. Obviously, however, it should be adapted to take advantage of the instruction encoding scheme described above. Generally speaking, the compiler should be designed to use of the template fields to provide the most compact code possible.

Practitioners in the art will understand that the unused template values appearing in table 40 of Figure 4 are reserved in the illustrated embodiment. These unused template values appear as empty rows associated with template 3, A, D and F. The empty templates are available for use in future extensions of the processor architecture. Specifying one of these unused template values in the processor causes an illegal operation fault.

It should also be noted that for template 2, the L-unit designation in the column of slot 1 represents a placeholder for a long immediate instruction type. In addition, the I-unit designation in the column of slot 2 of template 2 is restricted in that only *movl*, *break* and *nop* operations may be encoded in this particular slot for one embodiment of the present invention. Encoding other instructions in this slot causes an illegal operation fault. A further restriction is that encoding a *movl* instruction in an I-unit slot other than the one in template 2 causes an illegal operation fault in the described embodiment.

Claims

We claim:

1. A processor comprising:
 - a register file having a plurality of registers;
 - an instruction set including instructions which address the registers,each instruction being one of a plurality of instruction types;
 - a plurality of execution units, each execution unit being one of a plurality of types, wherein each instruction type is executed on one or more execution unit types;
 - and further wherein the instructions are encoded in bundles, each bundle including a plurality of instruction slots and a template field that specifies a mapping of the instruction slots to the execution unit types.
2. The processor of claim 1 wherein the template field further specifies instruction group boundaries within the bundle, with an instruction group comprising a set of statically contiguous instructions that are executed concurrently.
3. The processor of claim 2 wherein the instruction types include integer arithmetic logic unit, memory, floating-point, and branch instructions.
4. The processor of claim 3 wherein the instruction types further include non-arithmetic logic unit integer, and long immediate instructions.
5. The processor of claim 4 wherein the execution unit types include integer, memory, floating-point, and branch execution units.
6. The processor of claim 5 wherein the template field comprises a 4-bit field.
7. The processor of either claim 1, 2, 3, 4, 5 or 6 wherein the bundles comprise first, second, and third instruction slots, with each bundle being 128-bits in length.
8. The processor of claim 7 wherein each of the first, second, and third instruction slots are 41-bits long.

9. The processor of claim 7 wherein the bundle further includes a stop-bit that specifies an inter-bundle instruction group boundary.

10. The processor of claim 9 wherein, if the stop-bit is in a first condition, the instruction group boundary occurs after a last instruction of a current bundle.

11. The processor of claim 10 wherein, if the stop-bit is in a second condition, an instruction group containing the last instruction of the current bundle continues into the first instruction slot associated with a statically next sequential bundle.

12. The processor of claim 11 wherein the last instruction of the current bundle comprises the third instruction slot.

13. The processor according to claim 9 further comprising a memory that stores the bundles, a byte order of the bundles in the memory being in a little-endian format, with the template field and the stop-bit being contained in a first byte of the bundle.

14. The processor of claim 13 wherein the bundles are ordered in the memory from a lowest to a highest memory address.

15. The processor of claim 14 wherein an instruction in the bundles with the lowest memory address precedes an instruction in the bundles with the highest memory address.

16. The processor of claim 1 wherein the plurality of registers comprise 128 registers.

17. The processor of claim 5 wherein the bundles comprise first, second, and third instruction slots, with each bundle being 128-bits in length, and further wherein the mapping specified by the template field is substantially as shown in Figure 4.

18. A processor comprising:
a register file having a plurality of registers;
an instruction set including instructions which address the registers,
each instruction being one of a plurality of instruction types;

a plurality of execution units, each execution unit being one of a plurality of types, wherein each instruction type is executed on one or more execution unit types;

and further wherein the instructions are encoded in bundles, each bundle including a plurality of instruction slots and a template field that specifies instruction group boundaries within a bundle, with an instruction group comprising a set of statically contiguous instructions that are executed concurrently.

19. The processor of claim 18 wherein the template field further specifies a mapping of the instruction slots to the execution unit types.

20. The processor of claim 19 wherein the bundles comprise first, second, and third instruction slots, with each bundle being 128-bits in length.

21. The processor of claim 18 wherein the instruction types include integer arithmetic logic unit, memory, floating-point, and branch instructions.

22. The processor of claim 21 wherein the instruction types further include non-arithmetic logic unit integer, and long immediate instructions.

23. The processor of claim 22 wherein the execution unit types include integer, memory, floating-point, and branch execution units.

24. The processor of claim 18 wherein each bundle further includes a stop-bit that specifies an inter-bundle instruction group boundary.

25. The processor of claim 24 wherein, if the stop-bit is in a first condition, the instruction group boundary occurs after a last instruction of a current bundle.

26. The processor of claim 25 wherein, if the stop-bit is in a second condition, an instruction group containing the last instruction of the current bundle continues into the first instruction slot associated with a statically next sequential bundle.

27. The processor of claim 26 wherein the last instruction of the current bundle comprises the third instruction slot.

28. The processor according to claim 24 further comprising a memory that stores the bundles, a byte order of the bundles in the memory being in a little-endian format, with the template field and the stop-bit being contained in a first byte of the bundle.

29. The processor of claim 28 wherein the bundles are ordered in the memory from a lowest to a highest memory address.

30. The processor of claim 29 wherein an instruction in the bundles with the lowest memory address precedes an instruction in the bundles with the highest memory address.

31. The processor of claim 18 wherein the plurality of registers comprise 128 registers.

32. The processor of claim 23 wherein the mapping specified by the template field is substantially as shown in Figure 4.

1/3





FIG. 1

2/3

20

INSTRUCTION TYPE	DESCRIPTION	EXECUTION UNIT TYPE
A	INTEGER ALU	I-UNIT OR M-UNIT
I	NON-ALU INTEGER	I-UNIT
M	MEMORY	M-UNIT
F	FLOATING POINT	F-UNIT
B	BRANCH	B-UNIT
L	LONG IMMEDIATE	I-UNIT

FIG. 2**FIG. 3**

3/3

40

TEMPLATE	SLOT 0	SLOT 1	SLOT 2
0	M-UNIT	I-UNIT	I-UNIT
1	M-UNIT	I-UNIT	I-UNIT
2	M-UNIT	L-UNIT	I-UNIT
3			
4	M-UNIT	M-UNIT	I-UNIT
5	M-UNIT	M-UNIT	I-UNIT
6	M-UNIT	F-UNIT	I-UNIT
7	M-UNIT	M-UNIT	F-UNIT
8	M-UNIT	I-UNIT	B-UNIT
9	M-UNIT	B-UNIT	B-UNIT
A			
B	B-UNIT	B-UNIT	B-UNIT
C	M-UNIT	M-UNIT	B-UNIT
D			
E	M-UNIT	F-UNIT	B-UNIT
F			

FIG. 4

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US98/21388

A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) :G06F 9/38

US CL :395/800.24

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 395/800.24, 379, 386, 385, 391.

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

APS: bundle, instruction, vliw, template, type, variable, variably

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A,E	US 5,826,054 A (JACOBS ET AL.) 20 OCTOBER 1998, ABSTRACT.	1-16 AND 18-31
X,E	US 5,819,058 A (MILLER ET AL.) 06 OCTOBER 1998, ABSTRACT, COL. 2 LINE 28 TO COL 3 LINE 15.	1-16 AND 18-31
A,E	US 5,761,470 A (YOSHIDA) 02 JUNE 1998, ABSTRACT.	1-16 AND 18-31
A	US 5,669,001 A (MORENO) 16 SEPTEMBER 1997, ABSTRACT.	1-16 AND 18-31
A	US 5,600,810 A (OHKAMI) 04 FEBRUARY 1997, ABSTRACT.	1-16 AND 18-31
A	US 5,057,837 A (COLWELL ET AL.) 15 OCTOBER 1991, ABSTRACT.	1-16 AND 18-31

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be of particular relevance	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
E earlier document published on or after the international filing date	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Z* document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means	
P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

30 NOVEMBER 1998

Date of mailing of the international search report

29 JAN 1999

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

RICHARD ELLIS

Telephone No. (703) 305-9600

Joni Hill

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US98/21388

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This international report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☒ Claims Nos.: 17 AND 32
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

BECAUSE IT COULD NOT BE DETERMINED SPECIFICALLY WHAT WAS BEING CLAIMED.

3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

☐
☐

The additional search fees were accompanied by the applicant's protest.

No protest accompanied the payment of additional search fees.